|
Analog-Baseband Architectures and Circuits reviews the fundamentals and studies the state-of-the-art multistandard transceivers before describing novel architectural and circuit techniques for implementing multimode and wideband (tens of MHz) baseband analog front-ends under low-voltage constraints. Techniques developed on architecture level for efficient system-in-package (SiP) integration, testability and multi-standardability; and on circuit level for reducing the required supply voltage, power and area, are generally applicable for most wireless systems, and are somewhat independent to technology scaling. Experimental 1-V baseband building blocks (i.e., double-quadrature-downconversion filter, programmable-gain amplifier and dc-offset canceler) and a 1-V fully-integrated receiver analog-baseband chain for IEEE 802.11a/b/g WLAN validate the techniques. The implementations are all in standard-VTH CMOS process, and no voltage boosting is required at any node. Analog-Baseband Architectures and Circuits will be relevant to system architects, circuit designers, professors and students engaged in wireless transceiver front-ends research and development. |
